• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A circuit configuration for trimming reference voltages in semiconductor chips. The circuit configuration contains a test logic unit and a trimming circuit for trimming at the chip level the reference voltages. The reference voltages are compared to an externally supplied comparison voltage and the reference voltage is varied by the trimming circuit if it does not match the comparison voltage.
    公开号:US20010004126A1
    申请号:US09/737,057
    申请日:2000-12-14
    公开日:2001-06-21
    发明作者:Carsten Ohlhoff
    申请人:Infineon Technologies AG；
    IPC主号:H01L22-22
    专利说明:
    [0001] 1. Field of the Invention [0001]
    [0002] The present invention relates to a configuration for trimming reference voltages which are produced in semiconductor chips that are provided in a semiconductor wafer. In the configuration, the reference voltages are compared in a test program with an externally supplied voltage, and correction information is used to match them to the external voltage as a respective nominal value of the reference voltages, which is the same for all the semiconductor chips in the semiconductor wafer. Such a configuration is known from Published, Non-Prosecuted German Patent Application DE 196 41 857 A1. [0002]
    [0003] Semiconductor chips, or integrated circuits produced in semiconductor chips, often require regulated internal voltages to prevent their operation from being sensitive to fluctuations in external voltage supplies. The voltage regulation is in this case preferably carried out with the aid of a reference voltage that is produced internally and has a particularly low sensitivity to temperature. [0003]
    [0004] Owing to the parameter fluctuations that are virtually always present in the manufacture of semiconductor chips, such as diffusion temperatures etc., the reference voltage values have a certain distribution range, which cannot be ignored, in finished semiconductor chips. In order to keep this distribution range as small as possible and in order to produce an identical reference voltage, and/or identical internal voltages, for all the semiconductor chips, the reference voltage is trimmed in a test program, which is also used to check the operability of the semiconductor chip. In order to allow this, the semiconductor chip is provided with appropriate logic to convert correction information, which can be stored in laser fuses, into a voltage change. [0004]
    [0005] Semiconductor chips and, in particular, semiconductor memories are at the moment preferably intensively tested at the wafer level, which is more cost-effective than testing at the chip level. The trimming is in this case carried out in such a way that the voltage to be trimmed is measured, and a chip-specific correction address is then calculated on the basis of the measured value obtained in this way. If necessary, the correction value obtained by use of the correction address in this way can then be programmed into the semiconductor chip via special test modes, so that the value obtained in this way can then be corrected once again in a further trimming step. [0005]
    [0006] However, such trimming is relatively time-consuming and must be carried out separately for each semiconductor chip. [0006]
    [0007] Furthermore, the following must also be kept in mind. While functional tests for a number of semiconductor chips can be carried out in parallel, the test time for trimming cannot be reduced by increasing the parallelity. As the parallelity for wafer tests becomes ever greater, this leads to the proportion of the test time that is required for trimming becoming ever greater. In particular, in the case of full-wafer tests, which are a future configuration aim, that is to say for parallel testing of an entire wafer, it is impossible to prevent the test time from being lengthened, thus increasing the costs. [0007]
    [0008] At the moment, semiconductor chips are trimmed serially. In the process, for example, a conventional test program can run in parallel for n semiconductor chips, with n having the value 16, for example. Contact is made with the semiconductor chips in parallel, using special needle (probe) cards. For any subsequent trimming step, (n−1) semiconductor chips are then, for example, masked out in each case, and a correction address is determined for the respectively remaining semiconductor chip. The trimming is in this way carried out serially for all n semiconductor chips, which involves a considerable time penalty. [0008] SUMMARY OF THE INVENTION
    [0009] It is accordingly an object of the invention to provide a configuration for trimming reference voltages in semiconductor chips, in particular semiconductor memories which overcomes the above-mentioned disadvantages of the prior art devices, which allows the trimming of reference voltages in semiconductor chips to be carried out quickly and cost-effectively. [0009]
    [0010] With the foregoing and other objects in view there is provided, in accordance with the invention, a semiconductor chip having a circuit configuration for trimming a reference voltage produced by the semiconductor chip. The circuit configuration contains a trimming circuit that receives the reference voltage. A voltage comparator is connected to the trimming circuit and receives the reference voltage. The voltage comparator compares the reference voltage with an externally supplied test voltage resulting in the voltage comparator outputting a comparison signal. A test logic unit is connected downstream from the voltage comparator and to the trimming circuit. The test logic unit receives and evaluates the comparison signal and generates corrective information received by the trimming circuit if the reference voltage and the test voltage do not match, and the trimming circuit uses the corrective information for changing the reference voltage. [0010]
    [0011] For the configuration of the type mentioned initially, the object is achieved according to the invention by the test logic unit, which is provided on each semiconductor chip and is connected downstream from the voltage comparator. The voltage comparator is provided in the semiconductor chip and compares the externally supplied voltage with the reference voltage which is supplied from, and is varied by, a trimming circuit. [0011]
    [0012] The configuration according to the invention thus allows the trimming of the reference voltages to be moved from a test set directly onto the semiconductor chip to be trimmed, and this has considerable associated advantages. [0012]
    [0013] First, the time, and thus the test costs as well, required for trimming are considerably reduced, with the saving becoming greater the greater the number of semiconductor chips which are tested in parallel using the configuration according to the invention. Since there is no longer any need for an external test set, there is no need for direct-current voltage measurement units either, and this is of particular importance for high parallelity. Specifically, with some test sets, the maximum number of such voltage measurement units available is less than the number of semiconductor chips to be tested in parallel. The test program to be carried out by the configuration is simplified, since this allows all the semiconductor chips to be tested in parallel. [0013]
    [0014] Large-scale-integrated circuits in semiconductor chips should preferably be subjected to a self-test program in which only a limited number of external control signals are still required and provided for monitoring a test sequence. In contrast to the situation with iterative trimming, the configuration according to the invention results in that no correction addresses be transferred to a semiconductor chip. However, self-trimming is a necessary supplement for any far-reaching self-test strategy in which the interface to the semiconductor chip is reduced to such a great extent that it is no longer possible to transfer correction addresses. [0014]
    [0015] The configuration according to the invention now requires an external test set only to provide a comparison voltage, so that one line to, or one contact with, a test probe of this test set is sufficient. This represents a considerable simplification in comparison to conventional configurations, in which a separate line to each of the n semiconductor chips with which parallel contact is made is required for voltage measurement. [0015]
    [0016] The essential feature of the present invention is thus that the trimming is carried out by a special configuration on the semiconductor chip to be trimmed. In the process, a steady-state comparison voltage is applied to each semiconductor chip by an external voltage source, which is present in an external test set. The configuration according to the invention then automatically trims the trimmable internal voltages to the externally applied steady-state comparison voltage, on the semiconductor chip. Information required for trimming, the so-called trimming information, that is to say in particular correction addresses, is stored on the individual semiconductor chip, for example with the aid of electrical fuses or anti-fuses. However, it is also likewise possible to transmit the trimming information to a test set and then to fire laser fuses or other fuses. [0016]
    [0017] In accordance with an added feature of the invention, an address generator is connected between the test logic unit and the trimming circuit. [0017]
    [0018] In accordance with an additional feature of the invention, a voltage generator for generating internal voltages is connected downstream from the trimming circuit. [0018]
    [0019] In accordance with another feature of the invention, electrical fuses are connected to the address generator and store addresses of the trimming circuit if the reference voltage and the test voltage match. [0019]
    [0020] With the foregoing and other objects in view there is further provided, in accordance with the invention, a wafer having a plurality of semiconductor chips. A circuit configuration is disposed in each of the semiconductor chips for trimming a reference voltage produced by a respective semiconductor chip. The circuit configuration contains a trimming circuit that receives the reference voltage. A voltage comparator is connected to the trimming circuit and receives the reference voltage. The voltage comparator compares the reference voltage with an externally supplied test voltage resulting in the voltage comparator outputting a comparison signal. A test logic unit is connected downstream from the voltage comparator and to the trimming circuit. The test logic unit receives and evaluates the comparison signal and generates corrective information received by the trimming circuit if the reference voltage and the test voltage do not match, and the trimming circuit uses the corrective information for changing the reference voltage. [0020]
    [0021] Other features which are considered as characteristic for the invention are set forth in the appended claims. [0021]
    [0022] Although the invention is illustrated and described herein as embodied in a configuration for trimming reference voltages in semiconductor chips, in particular semiconductor memories, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims. [0022]
    [0023] The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings. [0023] BRIEF DESCRIPTION OF THE DRAWING
    [0024] The single figure of the drawing is a block diagram of a configuration according to the invention. [0024] DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0025] Voltage-regulated semiconductor chips generally have a central, temperature-stable, internal reference voltage, which is supplied from a reference voltage generator. For production reasons, the reference voltage is initially scattered about a nominal value, which is governed by the configuration of the semiconductor chip, on an untrimmed semiconductor chip. [0025]
    [0026] Referring now to the single figure of the drawing in detail, there is shown a configuration according to the invention in a semiconductor chip with a reference voltage generator [0026] 7, which emits a constant reference voltage Vref from which a trimming circuit 4 produces a changed reference voltage Vref_trim.
    [0027] In order now to allow the reference voltage Vref to be trimmed on the semiconductor chip itself, the configuration according to the invention results in an external comparison voltage Vvgl being applied to the semiconductor chip via, for example, a probe needle, which makes contact with a pad or contact cushion [0027] 10 on the semiconductor chip and has the necessary accuracy. The external comparison voltage Vvgl is supplied from the pad 10 to a voltage comparator 1, which compares the comparison voltage Vvgl with the changed reference voltage Vref_trim or with a suitable voltage (V1, V2, . . . Vn) produced in voltage generators 8 from the changed reference voltage Vref_trim.
    [0028] Depending on the comparison result in the voltage comparator [0028] 1, a test logic unit 2 and an address generator 3 control the trimming circuit 4 which, for example, contains a voltage divider in which resistors can be added and removed, so that the trimming circuit 4 supplies a reference voltage Vref_trim which differs from the constant reference voltage Vref. This trimming is carried out, for example, in such a way that the address generator 3 applies all the possible addresses successively to the trimming circuit 4, so that the changed reference voltage Vref_trim is adjusted in specific voltage intervals.
    [0029] The changed reference voltage Vref_trim is then once again compared with the external comparison voltage Vvgl in the voltage comparator [0029] 1. The result of this comparison is transmitted to the test logic unit 2.
    [0030] If the comparison in the voltage comparator [0030] 1, which is evaluated by the test logic unit 2, indicates the changed reference voltage Vref_trim and the external comparison voltage Vvgl do not match in the course of the voltage intervals governed by the trimming circuit 4, then the address generator 3 applies the next trimming address to the trimming circuit 4. One possible way to carry out this comparison is to form the difference between the changed reference voltage Vref_trim and the comparison voltage Vvgl. If a change in the mathematical sign of the difference is detected, then the two voltages match with an error governed by the trimming steps. This process is repeated until the comparison in the voltage comparator 1, which is evaluated in the test logic 2, indicates that the sought match has been found and that all the possible voltage steps from the changed reference voltage Vref_trim which are emitted by the trimming circuit have been checked.
    [0031] When the voltage comparator [0031] 1 or the test logic unit 2 finds a match between the external comparison voltage Vvgl and the changed reference voltage Vref_trim, then the relevant address which produces the match is stored, from the address generator 3, in electrical fuses 5.
    [0032] Alternatively, such addresses can also be stored in a register, from which the external test set which applies the comparison voltage Vvgl to the pad [0032] 10 reads the specific correction address for that semiconductor chip at some later time. The correction address can then once again be stored on the semiconductor chip, for example by use of laser fuses. In this way, it is possible to obtain a changed reference voltage Vref_trim which is largely identical to a predetermined value, so that the voltage generators 8 for internal voltages can use this to produce the desired, regulated internal voltages V1, V2, . . . Vn.
    [0033] If it is impossible to produce any match between the external comparison voltage Vvgl and the changed reference voltage Vref_trim supplied from the trimming circuit [0033] 4, then the test logic unit 2 can mark that semiconductor chip, at an output 6, as a “failure” F, by producing an appropriate signal and, possibly, changing to BIST logic (BIST=Built-in-self-test). The information about the success or failure of the trimming process thus need not necessarily be transmitted immediately to an external test set but, if required, can also be passed on to any BIST logic which may be present.
    权利要求:
    Claims (5)
    [1" id="US-20010004126-A1-CLM-00001] 1. In a semiconductor chip, a circuit configuration for trimming a reference voltage produced by the semiconductor chip, the circuit configuration comprising:
    a trimming circuit receiving the reference voltage;
    a voltage comparator connected to said trimming circuit and receiving the reference voltage, said voltage comparator comparing the reference voltage with an externally supplied test voltage resulting in said voltage comparator outputting a comparison signal; and
    a test logic unit connected downstream from said voltage comparator and to said trimming circuit, said test logic unit receiving and evaluating the comparison signal and generating corrective information received by said trimming circuit if the reference voltage and the test voltage do not match, said trimming circuit using the corrective information for changing the reference voltage.
    [2" id="US-20010004126-A1-CLM-00002] 2. The circuit configuration according to
    claim 1 , including an address generator connected between said test logic unit and said trimming circuit.
    [3" id="US-20010004126-A1-CLM-00003] 3. The circuit configuration according to
    claim 1 , including a voltage generator for generating internal voltages and connected downstream from said trimming circuit.
    [4" id="US-20010004126-A1-CLM-00004] 4. The circuit configuration according to
    claim 2 , including electrical fuses connected to said address generator and storing addresses of said trimming circuit if the reference voltage and the test voltage match.
    [5" id="US-20010004126-A1-CLM-00005] 5. On a wafer having a plurality of semiconductor chips, a circuit configuration disposed in each of said semiconductor chips for trimming a reference voltage produced by a respective semiconductor chip, the circuit configuration comprising:
    a trimming circuit receiving the reference voltage;
    a voltage comparator connected to said trimming circuit and receiving the reference voltage, said voltage comparator comparing the reference voltage with an externally supplied test voltage resulting in said voltage comparator outputting a comparison signal; and
    a test logic unit connected downstream from said voltage comparator and to said trimming circuit, said test logic unit receiving and evaluating the comparison signal and generating corrective information received by said trimming circuit if the reference voltage and the test voltage do not match, said trimming circuit using the corrective information for changing the reference voltage.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6504394B2|2003-01-07|Configuration for trimming reference voltages in semiconductor chips, in particular semiconductor memories
    US6909642B2|2005-06-21|Self trimming voltage generator
    US7539075B2|2009-05-26|Implementation of a fusing scheme to allow internal voltage trimming
    US6118293A|2000-09-12|High resolution | supply current system |
    EP0638902A2|1995-02-15|Selector circuit selecting and outputting voltage applied to one of first and second terminal in response to voltage level applied to first terminal
    US6829737B1|2004-12-07|Method and system for storing device test information on a semiconductor device using on-device logic for determination of test results
    US5422892A|1995-06-06|Integrated circuit test arrangement and method for maximizing the use of tester comparator circuitry to economically test wide data I/O memory devices
    KR20000035292A|2000-06-26|Circuit with logic for testing and repairing temperature-dependent semiconductor element
    US6275058B1|2001-08-14|Method and apparatus for properly disabling high current parts in a parallel test environment
    US7423445B2|2008-09-09|Method and system for trimming voltage or current references
    CN108877866A|2018-11-23|Semiconductor devices and its builtin voltage method of adjustment
    US7248102B2|2007-07-24|Internal reference voltage generation for integrated circuit testing
    US6657452B2|2003-12-02|Configuration for measurement of internal voltages of an integrated semiconductor apparatus
    KR100545440B1|2006-01-24|Semiconductor Testing Apparatus
    US6671221B2|2003-12-30|Semiconductor chip with trimmable oscillator
    US7558135B2|2009-07-07|Semiconductor memory device and test method thereof
    US7533308B2|2009-05-12|Semiconductor test system
    KR100885489B1|2009-02-24|Internal Voltage Generator of Semiconductor Device and Method of same
    KR100206351B1|1999-07-01|Semiconductor device and adjusting method of internal power supply potent
    US20020075062A1|2002-06-20|Semiconductor device capable of adjusting an internal power supply potential in a wide range
    US6703854B2|2004-03-09|Burn-in apparatus having average voltage calculating circuit
    US6253341B1|2001-06-26|IC test system
    WO2004113938A1|2004-12-29|Method and circuit arrangement for the self-testing of a reference voltage in electronic components
    US20080184085A1|2008-07-31|Semiconductor ic including pad for wafer test and method of testing wafer including semiconductor ic
    JP2001305188A|2001-10-31|Semiconductor tester
    同族专利:
    公开号 | 公开日
    JP2001216040A|2001-08-10|
    KR100656031B1|2006-12-08|
    US6504394B2|2003-01-07|
    EP1109222A1|2001-06-20|
    KR20010062424A|2001-07-07|
    DE19960244C1|2001-02-01|
    TW515019B|2002-12-21|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20040179417A1|2003-03-14|2004-09-16|Gunther Lehmann|Self trimming voltage generator|
    US20060274594A1|2005-06-01|2006-12-07|Huckaby Jennifer F|Implementation of a fusing scheme to allow internal voltage trimming|
    US20090045796A1|2007-08-13|2009-02-19|Hynix Semiconductor, Inc.|Semiconductor integrated circuit|
    US20100289590A1|2009-05-18|2010-11-18|Dialog Semiconductor Gmbh|Self-trim and self-test of on-chip values|
    EP2487797A1|2011-02-11|2012-08-15|Dialog Semiconductor GmbH|Minimum differential non-linearity trim DAC|
    US20150309726A1|2012-11-30|2015-10-29|Intel Corporation|Apparatus, method and system for determining reference voltages for a memory|
    US11056210B1|2020-02-13|2021-07-06|Dialog SemiconductorLimited|Electrical circuit comprising a trim circuit|US4665356A|1986-01-27|1987-05-12|National Semiconductor Corporation|Integrated circuit trimming|
    US5319370A|1992-08-31|1994-06-07|Crystal Semiconductor, Inc.|Analog-to-digital converter with a continuously calibrated voltage reference|
    KR0154667B1|1995-10-13|1998-12-01|김광호|Fusing circuit|
    US5631537A|1995-10-17|1997-05-20|Benchmarq Microelectronics|Battery charge management/protection apparatus|
    DE69609530T2|1995-12-29|2001-03-29|Advanced Micro Devices Inc|RESET CIRCUIT FOR A BATTERY-DRIVEN INTEGRATED CIRCUIT AND METHOD FOR RESETTING THIS INTEGRATED CIRCUIT|DE10022767C2|2000-05-10|2002-03-28|Infineon Technologies Ag|Address generator for generating addresses for an on-chip trim circuit|
    DE10032257C2|2000-07-03|2003-06-05|Infineon Technologies Ag|Method and device for offset voltage-free voltage measurement and setting the voltage of a reference voltage source of an integrated semiconductor circuit|
    DE10108924A1|2001-02-23|2002-09-05|Infineon Technologies Ag|Wafer test and marking process for semiconductor devices with melting structures|
    JP4278325B2|2001-12-19|2009-06-10|株式会社ルネサステクノロジ|Semiconductor integrated circuit device|
    US6885211B1|2002-04-05|2005-04-26|Cirrus Logic, Inc.|Internal node offset voltage test circuits and methods|
    KR100685642B1|2002-07-12|2007-02-22|주식회사 하이닉스반도체|Method of trimming reference voltage of a flash memory cell and apparatus of trimming reference voltage of a flash memory cell|
    DE10325769B4|2003-06-05|2007-01-04|Zentrum Mikroelektronik Dresden Ag|Arrangement and method for balancing a calibratable current source|
    US6927590B2|2003-08-21|2005-08-09|International Business Machines Corporation|Method and circuit for testing a regulated power supply in an integrated circuit|
    JP2005108318A|2003-09-30|2005-04-21|Toshiba Corp|Semiconductor device and test method of semiconductor device|
    DE102004015269B4|2004-03-29|2008-03-27|Infineon Technologies Ag|Integrated circuit for determining a voltage|
    US7248102B2|2005-01-20|2007-07-24|Infineon Technologies Ag|Internal reference voltage generation for integrated circuit testing|
    US7359255B2|2005-05-24|2008-04-15|Kabushiki Kaisha Toshiba|Semiconductor device having auto trimming function for automatically adjusting voltage|
    KR100660875B1|2005-08-25|2006-12-26|삼성전자주식회사|Semiconductor memory device having trimmed voltage generator and method for generating trimmed voltage of semiconductor memory device|
    EP1929391B1|2005-09-21|2010-06-23|Freescale Semiconductor, Inc.|An integrated circuit and a method for selecting a voltage in an integrated circuit|
    KR100808947B1|2006-12-07|2008-03-04|삼성전자주식회사|Apparatus and method for trimming reference cell in semiconductor memory device|
    TW200928654A|2007-12-31|2009-07-01|Powerchip Semiconductor Corp|Voltage adjusting circuits|
    US9356590B1|2014-12-16|2016-05-31|Freescale Semiconductor, Inc.|Production test trimming acceleration|
    JP6846368B2|2018-02-05|2021-03-24|ルネサスエレクトロニクス株式会社|Semiconductor device|
    CN110504001B|2018-05-18|2021-07-30|华润微集成电路有限公司|Successive approximation principle-based trimming code generation circuit, trimming system and method|
    法律状态:
    2002-09-23| AS| Assignment|Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OHLHOFF, CARSTEN;REEL/FRAME:013309/0530 Effective date: 20010112 |
    2002-12-19| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2006-06-29| FPAY| Fee payment|Year of fee payment: 4 |
    2010-01-13| AS| Assignment|Owner name: QIMONDA AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023828/0001 Effective date: 20060425 |
    2010-07-05| FPAY| Fee payment|Year of fee payment: 8 |
    2014-07-03| FPAY| Fee payment|Year of fee payment: 12 |
    2015-05-08| AS| Assignment|Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001 Effective date: 20141009 |
    2015-08-19| AS| Assignment|Owner name: POLARIS INNOVATIONS LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036396/0646 Effective date: 20150708 |
    优先权:
    申请号 | 申请日 | 专利标题
    DE19960244||1999-12-14||
    DE19960244.1||1999-12-14||
    DE19960244A|DE19960244C1|1999-12-14|1999-12-14|Arrangement for trimming reference voltages in semiconducting chips enables rapid and cost-effective reference voltage trimming|
    [返回顶部]